Abstract-A new methodology for statistical mismatch analysis of MOS transistor pairs is presented. Size and shape, as well as placement and partitioning of devices are taken into account by using a statistical approach based on stochastic process theory. The method depends on device geometry and mutual distances between devices and has been developed by first defining a transformation which maps the statistical behavior of the technological parameters considered as sources of errors into the behavior of device parameters. A useful expression for the parameter mismatch variance depending on the layout has been derived by assuming a particular form for the autocorrelation function of process parameters. Finally, the method has been used to analyze and compare the mismatch effect on several interdigitated and common-centroid structures.
I. INTRODUCTION
MOS transistor mismatch is the effect that causes a dependence of correlation between parameters of identically designed devices on their mutual distance. This dependence is due to the non uniformity of process parameters, considered as the source of statistical variations in the die, which must therefore be seen as random functions of the position across the die. As a main result, identically designed and biased devices display different statistical behaviors [1] . Since MOS transistor mismatch constitutes a serious limiting factor for the accuracy of VLSI circuits including digital-to-analog converters, sense amplifiers for memory arrays, reference sources, etc., accurate statistical modeling of transistors is a critical factor in designing ICs [2] , [3] . Recent works have proposed, for short devices, changes in the local variation term of the well-known Pelgrom's mismatch model [4] , [5] . In addition, when designing high-performance integrated circuits, where the level of performance justifies a large occupancy of area, the separation distances among devices play a key role in the mismatch of their parameters. Partitioning techniques and common-centroid layouts are widely used to overcome this problem [6] , [7] . Therefore, adequate statistical mismatch modeling depending on device geometry (area and layout) and mutual distance between devices (placement) is required to fully exploit the layout property [8] , [9] .
The main objective of this paper is to formulate a methodology of statistical mismatch analysis of MOS transistor pairs based on stochastic process theory that preserves the dependence of the mismatch on active area, geometry, layout (interdigitated, cross-coupled, common-centroid structures), and relative placement of devices.
II. MISMATCH MODELING
Let (x; y) be a process parameter (such as gate oxide thickness t OX or doping concentration N A ) depending on the two coordinates (x; y) in a generic die obtained from the wafer being fabricated. Due to randomness in technological processes, parameter can be considered as a random variable depending on the spatial coordinates (x; y) or, in l ); k = 1; 2 as shown in Fig. 1 . As the drain current of the kth MOS transistor Q k depends on the average value of parameter over the device's active surface S
Equation (1) can be viewed as a transformation mapping the stochastic process into the random variable (RV) k which represents a source of randomness for the generic kth device. The statistical behavior of a pair of transistors Q 1 and Q 2 is characterized by the following parameters.
1) The mean values m and m defined as
being m(x; y) the mean of SP , which is a function of x and y on the wafer.
2) The 2 2 2 covariance matrix C, whose generic ij element is defined as m are the mutual distances between lth subdevice of Q i and mth subdevice of Q j along the x-and y-axes, respectively, and 3 (i)(j) lm (1; 1) is a two-dimensional trapezoidal function [8] .
Equations (2) and (3) [or (4) and (5) in the stationarity hypothesis] represent a symbolic formulation for the system's mean value vector and covariance matrix as functions of both device layout and process parameter , described as a spatial stochastic process. The methodology presented here constitutes a unified model of inter-and intra-die variability provided that reasonable parameterized shapes for mean value and autocorrelation functions of process parameters can be estimated from experimental data. In order to exploit the mismatch between a couple of transistors Q1 and Q2, we introduce the new variable 1 = 1 0 2 . The matching properties are related to the standard deviation of 1, which can be written as It is worth noting that (7) is also valid for arbitrarily shaped devices when the assumption of the rectangular shape is removed for surfaces S (k) l . It can easily be shown that the well-known Pelgrom's model can be considered as a special case of the proposed autocorrelation-based model [8] .
Generalization to N devices can easily be derived. The dependence of device mismatch on M process parameters that vary randomly across the die can also be derived by introducing cross-correlation functions so as to take into account the statistical dependence between parameters, e.g., the threshold voltage V TH and the current factor . 
III. GAUSSIAN AUTOCORRELATION FUNCTION
The main drawback of Pelgrom's model is that it envisages that parameter mismatch variance increases indefinitely with distance, an assumption that may be reasonable for short distances but is unacceptable for long distances. In this section, we propose a model for the autocorrelation function R that is more relevant to reality if stationary hypotheses are assumed. We assume a Gaussian function for the autocorrelation function, that is R ( x ; y ) = a exp 0K 2 2 x + 2 y (8) where the maximum value a (0) and the decay constant K of the autocorrelation function are unknown parameters to be estimated from experimental data. This Gaussian model was chosen by assuming, as reasonable hypotheses, that the autocorrelation function: 1) depends on the Euclidean distance between two points, 2) peaks when the distance is zero; 3) tends to vanish as the distance approaches to infinity.
Let us consider a pair of nonpartitioned identical devices (W 1 = W 2 = W; L 1 = L 2 = L) separated by distances Dx and Dy along the x-and y-axis respectively. Thus, from (5), (7), and (8) 
A comparison between Pelgrom's model (dotted line) and the autocorrelation function-based model (9) (dashed line) for the standard deviation 1V of the threshold voltage (VTH) mismatch is shown in Fig. 2 . A transistor pair aligned along the x-axis is considered, so that from (5) and (7) The model expressed by (12) is quite general because it is able to predict the mismatch between a pair of transistors showing a dependence on the layout structure since it is a function of the position and geometry of subdevices of the partitioning adopted for the layout.
IV. TRANSISTOR PAIR STRUCTURES
In this section we wish to apply relationship (12) to several layout structures. Matching analysis is typically carried out on simple rectangular transistors, which become impractical for large W=L ratios. On the other hand, for high-performance design, several layout methods-more suitable than the simplest method, depicted in Fig. 3(a) -are generally adopted for optimum matching. Interdigitated, cross-coupled, and common-centroid (linear or point symmetric) geometries are generally recommended for optimum matching. However, these structures become increasingly complex when devices are partitioned into a large number of subdevices or contain more than two transistors, with severe penalties in chip area. Figs. 3(b) -(f), and 4(b)-(d) show several layout configurations in which the transistor pair has been partitioned into two or more subtransistors and placed in an interdigitated or a common-centroid way. These layout structures are analyzed below in terms of matching capability using the model expressed by (12). Fig. 5 shows the results obtained with model (12) for the five interdigitated layouts depicted in Fig. 3 as a function of the separation distance d of subdevices. 1 =a as a function of the structure radius r for three common-centroid layouts with different partitioning into subdevices as depicted in Fig. 4 (the standard transistor pair behavior of 2 1 =a versus r is also reported as a reference). Several general considerations can be drawn from the behavior depicted in these figures: 1) As distance increases, the variance 2 1 tends to become a constant, depending on the total device area and on the number of subdevices regardless of the layout structure used. This behavior is related to the asymptotic behavior assumed for the autocorrelation function and is not predicted by the Pelgrom's model, where variance increases indefinitely as distance increases; 2) Transistor partitioning into subdevices reduces the mismatch regardless of layout structure, device dimensions, and distances between the devices; 3) The asymptotic value of 2 1 decreases as the number of subdevices increases, as shown in Figs. 5 and 6; 4) The asymptotic value of 2 1 decreases as total device area increases, owing to the averaging of parameter values over the device area; 5) The advantages of partitioning tend to vanish as the number of subdevices increases in that partitioning augments the total area occupied (as shown in Fig. 5) . Thus, the mismatch statistical model developed in this work can usefully be employed to evaluate the advantages of the different layout structures, such as interdigitated and common-centroid. In order to explain the contribution of this analysis to circuit design and implementation, we consider a simple differential transistor pair. The presence of parameter mismatch within the transistor pair produces an output offset. Since this dc error constitutes a serious limiting factor of system resolution, modeling the mismatch-induced offset is often crucial in the design of analog circuits. For the sake of simplicity, let us suppose that the threshold voltage only affects the statistical behavior of the devices, i.e., (x; y) VTH(x; y). Let VTH(x; y) be a wide-sense stationary process with Gaussian autocorrelation function, as reported in (8) . By assuming that the MOS devices work in subthreshold regime, the drain currents flowing in Q1 and Q2 are given by ID1 = exp[(VGS1 0 V TH1 )=v T ] and I D2 = exp[(V GS2 0V TH2 )=v T ], where is the subthreshold current factor,VTH1;VTH2 are the threshold voltages, and vT is the thermal voltage.
A manufactured circuit is acceptable if it works properly, i.e., if all of its actual performances fall within acceptable bounds. The chip fraction that is free of parametric irregularities causing unacceptable circuit performances is known as parametric yield [10] . Designers can control parametric yield by adjusting device dimensions and placement, as long as accurate parametric variation models are available. For differential transistor pairs, the effect of device mismatch on dc performance is conveniently represented by the input offset voltage. This quantity represents the effect of all the component mismatches within the circuit referred to the input. We thus assume the input offset voltage V OS as the performance subject to a constraint. Inspection of the circuit gives V OS = V GS1 0 V GS2 = v T ln(I D1 =I D2 ) +V TH1 0V TH2 . And by assuming that the mismatch between R D1 and R D2 is negligible VOS =VTH1 0VTH2 = 1VTH. It is easy to verify that mV = 0 and C V V = CVV . Therefore, the probability density function of the offset voltage VOS is Equation (14) defines parametric yield as a function of: 1) SPICE parameters; 2) device sizes, layouts and reciprocal distances; 3) unknown process parameters to be estimated. As this relationship explicitly depends on design parameters, it can be useful in the design phase. Fig. 7 
V. CONCLUSION
An accurate methodology for statistical analysis of parameter mismatch in MOS devices is presented. This methodology is based on mean value and autocorrelation functions for the relevant process parameters described as spatial stochastic processes. The autocorrelation function is then used to derive a symbolic formula for both the system covariance matrix and the parameter mismatch variance as a function of size, placement and layout of the devices. A Gaussian form for the autocorrelation function is proposed. The mismatch model derived overcomes some inconsistencies observed when previous models are applied to long distances between devices. Finally, the mismatch methodology is applied to several layout structures in order to assess the advantages of device partitioning and placement on circuit performances.
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Abstract-The problem of optimal zero locations of continuous-time systems with distinct poles tracking first-order step responses, is considered in this paper. The step response deviation from a given first-order step response is minimized, resulting in an explicit and easily computable solution for the transfer function numerator coefficients.
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I. INTRODUCTION
Transfer function responses are of much interest in the area of control systems, as well as in filter design. It is well-known, that the transfer function responses are strongly affected, not only by the eigenvalues or poles, but the numerator coefficients, or equivalently, the system's zeros, as well. However, the lack of closed-form expressions of transfer function responses, long impeded the generalization of results obtained for low-order systems.
Pole placement has been much discussed in the literature and methods for optimal pole placement using standard state feedback, e.g., the linear quadratic regulator, are well-known. Zero placement is also a very relevant design issue, as evident for example in publications on zero placement of linear multivariable systems [1] - [4] . The zeros of a system are determined by properties of the plant as well as the location of sensors and actuators and as such may or may not be affected. Controllers that affect zeros can be designed, although zeros are not affected by state feedback in SISO (single-input single-output) systems. One example of such a controller is the well-known PID controller. In a similar manner, stable zeros can be affected by simple inverse compensation. Further, a controller using dynamic output feedback and dynamic feedforward, can be designed to place the poles as well as to cancel the (stable) zeros of a system, see, e.g., [5] .
Much interest has been shown in the general shaping of system responses, as evident, e.g., in the extrema-free problem and closely related problems, such as the nonovershooting problem. Necessary and sufficient conditions which guarantee that linear state-space models will not exhibit overshoot were presented in [6] . The influence of zero locations on the number of extrema in the step response of systems possessing real poles and real zeros was discussed in [7] , where lower and upper bounds on the number of extrema are given. The influence of zero locations on undershoot was reported in [8] . The necessary and sufficient conditions for a third-order transfer function such that the nonovershooting and the monotone nondecreasing step responses are ensured, were presented in [9] . While most of these results lend themselves to analysis as opposed to synthesis, sufficient conditions that can be used for the synthesis of compensators for realizing nonovershooting and monotonically increasing responses for minimum phase SISO systems were presented in [10] . The author is with the Electrical and Computer Engineering Department, University of Iceland, IS-107 Reykjavaik, Iceland (e-mail: ash@hi.is).
